A. Terapasirdsin, W. F. Rotach, N. Wattanapongsakorn, and P. H. Madden, “A Modified Edge Removal Stiener Tree Heuristic for Global Routing in VLSI Design”, ECTI-EEC, vol. 8, no. 2, pp. 179–186, Dec. 2008.