

Investigation and Design of T-Type Inverter for Power Distribution Network

Jogeswara Sabat^{1,*}, Mrutyunjaya Mangaraj², Ajit Kumar Barisal¹

¹Department of Electrical Engineering, Odisha University of Technology & Research,
Odisha-751029, India

²Department of Electrical Engineering, SRM University-AP, Andhra Pradesh 522240, India

Received 25 April 2024; Received in revised form 1 March 2025

Accepted 17 March 2025; Available online 24 March 2025

ABSTRACT

Green energy and clean power are the recent trends of modern power distribution networks (PDN). In recent years, great attention has been focused on T type inverters due to their advantages over conventional voltage source inverters (VSI), such as fault-tolerant, overload capability, less total harmonic distortion (THD), better output waveform and high efficiency. An inductor coupled T type (IC-T type) inverter-based distribution static compensator (DSTATCOM) is built for active power filtering of 3-phase 3-wire PDN connected nonlinear load in this paper. The proposed topology is composed of three inductors connected between the VSI and common source. The proposed PDN is obstructed by the DSTATCOM using $i \cos \phi$ control algorithm for the inverter DC link voltage reduction, filter inductor rating minimization, decreasing the switching stress, increasing the life span of an inverter, reliable operation, stress balancing, loss reduction and increase in efficiency. Apart from these, other improvements such as power factor (PF) correction, better voltage regulation, harmonics reduction and load balancing are obtained. The efficacy of the IC-T type inverter in different loading scenarios is justified using MATLAB/Simulink software capturing in reflection of the IEEE-514-2017 and IEC- 61000-1-3 benchmark.

Keywords: DSTATCOM; IC-T type inverter; $i \cos \phi$ control algorithm; THD

1. Introduction

With the rapid increase of both industrial and domestic clients, the demand for quality and continuous electricity distribution has gradually increased [1-3]. The

quality of power dropped due to the utilization of various nonlinear loads and the application of semiconductor technology in every sector of life by different power consumers [4, 5]. A sustained effort is required

to enhance the power quality (PQ) of PDN, otherwise, it will affect and create different complications like damage of phase cables due to over current flow, copper loss and torque problems in the electric drive system, blackout of sophisticated equipment and overall, it degrades the whole system efficiency. All these important issues are motivating a unique research direction for the development of improved versions of DSTATCOM. Researchers and power engineers focus on reactive power compensation and harmonics control to provide quality electricity to different clients and maintain the safe and reliable operation of PDN [1-7].

Conventional two-level VSIs are widely used in universal applications due to their low cost, simplicity and reliable operation. However, a momentous amount of effort from both power engineers and researchers has gone into the design and construction of modified topology to concentrate on the issues with the conventional VSI, such as high DC link voltage, buck converter, voltage stress on switches, increase inverter rating and increase the filter inductor rating and relatively low efficiency [8-13]. To overcome the negative aspects of VSI, the topology of the T type inverter is utilized for low and medium voltage 3-phase 3-wire PDN application [14, 15]. It possesses superior reliability and better efficiency under a medium operating switching frequency range (4-30 kHz) [16-18]. Hence, T type inverters are widely applied for industrial applications such as DC power source usage, HVDC power transmission, uninterruptible power supplies, refrigeration compressors, solar systems, power grids, induction heating, electric motor speed control, etc. Not only does it enhance the PQ issues of the 3-phase 3-wire PDN under a 3-phase non-

linear load, it also increases the inverter efficiency [19-25]. But, in a recent paper, we noticed that the THD reduction in T-type inverter-based DSTATCOM is approximately equal to that of the conventional VSI based DSTATCOM [26]. The T type inverter has a unique topology configuration that supports the fault tolerance capability and other merits [16], but it is not so effective in THD reduction which is not preferred for 3-phase 3-wire PDN where quality power delivered to their clients is most important at any cost.

The PDN impedance and its characteristics regulate the performance of DSTATCOM in some applications, such as grid connected inverters and voltage control mode operation introducing an external inductor inline [27-29]. In [30], the simulation result shows the IC-T type inverter performance is better than the T type. The icos \square controller is employed for the operation of inverters [31, 32]. The control technique is authenticated by simulation results for a low and medium-voltage PDN with nonlinear load. The reference source currents are obtained from the three-phase nonlinear load current and it is found to be simple and error-free [31-34]. Additionally, the icos \square control scheme makes the proposed inverter performance better.

Of course, the complexity of the T type inverters is much more than the 2-level inverter. A 2-level inverter is not perfect for line-commutated converters (LCC). The LCC depends on the line voltage of the AC system rather than the current. In the other way, the current ripples and flow of controllability are improved by inserting an inductor in VSI. Hence, additional advantages cause the semiconductor switching devices to turn ON and OFF as per the system requirement to enhance the PQ of PDN. Finally, the findings are highlighted as fol-

lows: 1) the DC voltage regulation loop is designed to maintain DC link voltage across the capacitor, 2) the AC voltage regulation loop is designed to control AC voltage at the point of common coupling (PCC), 3) the control scheme is used to maintain source current harmonic reduction as per grid code, and 4) PF improvement is maintained.

In this paper, a 3-phase split capacitor support IC T type inverter is designed using MATLAB/Simulink software to fully exploit the benefits of the inductor coupled and T type topology. This paper identified the better DSTATCOM used for active power filtering in PDN based on the theoretical research and simulation results of conventional VSI, T type inverter, and IC-T type inverters. The designed model provides a new direction for research and development of active power filtering of 3-phase 3-wire PDN using IC-T type inverter based DSTATCOM.

This paper is arranged in the following manner: General phenomena, application, utilization and formation of the paper about IC-T type inverter under steady state and dynamic state are described in Section 1. The circuit configuration of the proposed topology is analyzed for various scenarios in Section 2. The implementation procedure of the $i \cos \phi$ control algorithm is given in Section 3. Simulation results justifying the feasibility of the method are presented in Section 4. Conclusions are drawn in Section 5.

2. Circuit Description of PDN and Different DSTATCOM

In this section, the structure of the proposed system is presented as follows: The PDN consists of a 3-phase nonlinear load, 3-phase balanced supply and IC-T type inverter based DSTATCOM. These various topologies based on DSTATCOM




Fig. 1. Schematic diagram of 3-phase 3-wire PDN.




Fig. 2. Circuit configuration of two-level VSI.

are served to moderate the PQ issues, as depicted in Fig. 1. The structure of an IC-T type inverter is obtained by connecting three inductors in series with a VSI unit and a common source unit.

The different notations used in the PDN are PCC voltages of (v_{sa}, v_{sb}, v_{sc}), supply currents (i_{sa}, i_{sb}, i_{sc}), load currents (i_{la}, i_{lb}, i_{lc}), and DC link voltage (v_{dc}). In Fig. 2, the two-level VSI is shown. The T type inverter and the proposed inverter configuration are shown in Figs. 3-4, respectively. Here, an uncontrolled rectifier with resistive and inductive load is considered the same for all types of topologies. The implementation of the $i \cos \phi$ control algorithm is described as per the mathematical analysis presented in Section 3.




Fig. 3. Circuit configuration of T type inverter.




Fig. 4. Circuit configuration of IC-T type inverter.

2.1 Novelty of the IC-T type inverter

The authors are motivated to develop a new topology for achieving fault tolerant and reactive power control capability in PDN. The novelties of the IC-T type inverter with the proposed $i \cos \phi$ controlled method are as follows.

2.1.1 Increase the overload capacity of the inverter

The total load current supplied by the IC-T type inverter is equal to the summation of currents provided by the VSI and common source. Therefore, the current rating of switches is decreased. Hence, the inverter overload capability can be boosted due to unexpected continuous overload conditions [16].

2.1.2 Reduced DC link voltage

The IC-T type inverter DC link voltage is reduced by approximately 5% from 690V to 660V, as compared to VSI [26, 30].

2.1.3 Reduction in THD of the supply current

The %THD of the source current obtained from the proposed inverter is less as compared to other topologies [26, 30].

2.1.4 Merits of the modular configuration

The proposed system possesses less THD of the source currents. Also, the modular configuration of the proposed inverter provides fault-tolerant capability which increases the reliability of the inverter. The reliability of the inverter has been given more importance than harmonic distortions, especially in sophisticated equipment connected to PDN [16-18].

2.1.5 Better efficiency than VSI

The T type inverter has higher reliability and efficiency for the medium operating switching frequency (4-30 kHz) [16-18] and here the operating switching frequency is 20 kHz.

3. Control Algorithm

This section illustrates the operation of DSTATCOM using the $i \cos \phi$ control algorithm. In this proposed system operation, the source supplies the real part of the load current. Thus, in the $i \cos \phi$ control algorithm, ' i ' represents the fundamental components of the connected load current and $i \cos \phi$ stands for the displacement power factor of the same load. The control structure of the recommended $i \cos \phi$ algorithm is shown in Fig. 5. Based on the principle of the $i \cos \phi$ algorithm, there are four steps to find the switching signals for controlling the DSTATCOM; these are derived below [29, 30].

- The required fundamental quantities are extracted from the load current with the help of the Fourier block.

- The unit vector templates (u_{ap}, u_{bp} & u_{cp}) are expressed using source currents (i_{sa}, i_{sb} , and i_{sc}).
- Both the active and reactive parts of load currents are processed as per the algorithm principle.
- Finally, the generated switching signals are utilised to operate the DSTATCOM for better shunt compensation.
- Design and control of the icos \square technique is briefly presented below [1].

The fundamental active components of 3- phase load currents ($i_{lap}, i_{lbp}, i_{lcp}$) are written as

$$\begin{bmatrix} i_{lap} \\ i_{lbp} \\ i_{lcp} \end{bmatrix} = \begin{bmatrix} Re(i_{la}) \\ Re(i_{lb}) \\ Re(i_{lc}) \end{bmatrix} = \begin{bmatrix} i_{la} \cos \phi_{la} \\ i_{lb} \cos \phi_{lb} \\ i_{lc} \cos \phi_{lc} \end{bmatrix}. \quad (3.1)$$

Then, the weighted active average value is

$$w_p = \left(\frac{i_{la} \cos \phi_{la} + i_{lb} \cos \phi_{lb} + i_{lc} \cos \phi_{lc}}{3} \right). \quad (3.2)$$

Further, the reactive components of fundamental three phase load currents (i_{laq}, i_{lbq} , and i_{lcq}) are obtained as

$$\begin{bmatrix} i_{lap} \\ i_{lbp} \\ i_{lcp} \end{bmatrix} = \begin{bmatrix} Im(i_{la}) \\ Im(i_{lb}) \\ Im(i_{lc}) \end{bmatrix} = \begin{bmatrix} i_{la} \sin \phi_{la} \\ i_{lb} \sin \phi_{lb} \\ i_{lc} \sin \phi_{lc} \end{bmatrix}. \quad (3.3)$$

Then, the weighted reactive average value is

$$w_p = \left(\frac{i_{la} \sin \phi_{la} + i_{lb} \sin \phi_{lb} + i_{lc} \sin \phi_{lc}}{3} \right). \quad (3.4)$$

In the design of the PI controller, there are some significant parameters to be considered such as, " w_{dp} " active components

of the reference source currents, " k_{pdp} " proportional controller, " k_{idp} " integral controller, and " v_{de} " error in dc voltage.

The active components of the reference source current " w_{dp} " are the obtained from DC control loop as

$$w_{dp} = k_{pdp} v_{de} + k_{idp} \int v_{de} dt. \quad (3.5)$$

Then, the total active component of the reference supply current can be computed as

$$w_{spt} = w_{dp} + w_{lp}. \quad (3.6)$$

Further, the total reactive component of the reference supply current is expressed as

$$w_{sqt} = w_{dq} + w_{lq}. \quad (3.7)$$

The filtering weighting value of the load current is extracted with the help of a low pass filter.

Moreover, the instantaneous active and reactive source currents are expressed in Eqs. (3.8)-(3.9) respectively.

$$\begin{bmatrix} i_{sap} \\ i_{sbp} \\ i_{scp} \end{bmatrix} = w_{spt} \begin{bmatrix} u_{ap} \\ u_{bp} \\ u_{cp} \end{bmatrix}, \quad (3.8)$$

$$\begin{bmatrix} i_{saq} \\ i_{sbq} \\ i_{scq} \end{bmatrix} = w_{sqt} \begin{bmatrix} u_{aq} \\ u_{bq} \\ u_{cq} \end{bmatrix}, \quad (3.9)$$

In addition, the reference source currents are as follows:

$$\begin{bmatrix} i_{sa}^* \\ i_{sb}^* \\ i_{sc}^* \end{bmatrix} = \begin{bmatrix} i_{sap} \\ i_{sbp} \\ i_{scp} \end{bmatrix} + \begin{bmatrix} i_{saq} \\ i_{sbq} \\ i_{scq} \end{bmatrix}, \quad (3.10)$$

Both the reference ($i_{sa}^*, i_{sb}^*, i_{sc}^*$) and actual source currents (i_{sa}, i_{sb}, i_{sc}) of respective phase are compared. Then, the error signals are obtained which are processed through the hysteresis current controller (HCC). The switching devices of a-phase are controlled as:

- If $i_{sa} < i_{sa}^*$, the S_1 is ON and S_4 is OFF,
- If $i_{sa}^* > i_{sa}$, the S_1 is OFF and S_4 is ON.




Fig. 5. Structural diagram of icos control algorithm.

4. Simulation Results

Fig. 1 is designed by using MATLAB/Simulink software for the above-mentioned topologies. The individual topology shunt compensation performance of source currents and power factor correction are presented in the subsequent section respectively. The different simulation parameter values of the system are arranged in Table 1. The $icos\phi$ control algorithm is used for different DSTATCOM topology operations to improve the PQ of PDN. Initially, the system is verified without DSTATCOM and it is found that the load current and source current THD are approximately equal. Next, the VSI, T type inverter and IC-T type inverter based DSTATCOM are switched ON at PCC to check its compensation capability. Internal control signals of the $icos\phi$ controller for different topologies are shown in Fig. 6. From this, it is observed that the proposed topology possesses tuned and distortionless current for producing the reference source current, which further improves the actual firing pulses required for the controlled switches.

The complete analysis of individual topology is fully discussed in the respective sub section below.




Fig. 6. Internal control signal $icos\phi$ controller.

Table 1. Simulation Topology parameters.

Topology parameters	Symbol	Magnitude
DC link voltage	$v_{dc}(ref)$	700V
Capacitor	C_{dc}	2000 μ F
Proportional controller (DC)	K_{pa}	0.01
DC Integral controller	K_{ia}	0.05
Proportional controller (AC)	K_{pr}	0.2
AC Integral controller	K_{ir}	1.1
3- phase source voltage	v_s	230V (rms)/phase
Frequency	f_s	50Hz
Compensator resistance	R_c	0.25 Ω
Compensator inductance	L_c	1.5mH
Source resistance	R_s	0.5 Ω
Source inductance	L_s	2mH

4.1 Case-1 (VSI)

In this subsection, the case study of VSI under steady and dynamic states is executed. The simulation response from downward to upward, inverter DC link voltage, DSTATCOM compensating currents, non-linear load currents, system source currents and system source voltage are depicted in Fig. 7. The steady state waveforms are analyzed during the time intervals $T = 0.55$ Sec to $T = 0.6$ Sec and $T = 0.7$ Sec to $T = 0.75$ Sec. The dynamic state waveforms are analyzed during the time interval, $T = 0.6$ Sec




Fig. 7. Simulated waveforms under steady state and dynamic state from downward to upward, inverter DC link voltage, DSTATCOM compensating currents, non-linear load currents, system currents and system voltage.

to $T = 0.7$ Sec. When VSI is switched on, the stable DC link voltage of 690V is obtained during the steady state and the oscillating DC link voltage of 750V to 780V is obtained during the dynamic state. The system phase displacement between the supply voltage and current without correction before compensation and with correction after compensation are shown in Fig. 8(a)-(b) respectively. It is also noticed after compensation that the THD of the system supply currents and nonlinear load currents are 4.69% and 34.82% shown in Fig. 8(c)-(d).

4.2 Case-2 (T type inverter)

In this subsection, the case study of the T type inverter under steady and dynamic states is executed. The simulation response from downward to upward, inverter DC link voltage, DSTATCOM compensating currents, non-linear load currents, system source currents and system source voltage are depicted in Fig. 9. The steady state waveforms are analyzed during the time intervals $T = 0.55$ Sec to $T = 0.6$ Sec and $T = 0.7$ Sec to $T = 0.75$ Sec. The dynamic state waveforms are analyzed during the time interval, $T = 0.6$ Sec to $T = 0.7$ Sec. When the T type inverter is switched on, the sta-




Fig. 8. Simulated system power factor without correction.




Fig. 9. Simulated waveforms under steady state and dynamic state from downward to upward, inverter DC link voltage, DSTATCOM compensating currents, non-linear load currents, system currents and system voltage.

ble DC link voltage 680V is obtained during the steady state and the oscillating DC link voltage 735V to 760V is obtained during the dynamic state. The system phase displacement between supply voltage and current without correction before compensation and with correction after compensation are shown in Fig. 10(a)-(b). It is also noticed after compensation that the THD of the system supply currents and nonlinear load currents are 4.80% and 35.23% shown in Fig. 10(c)-(d).




Fig. 10. Simulated system THD% of load current.

4.3 Case-3 (IC-T type inverter)

In this subsection, the case study of the IC-T type inverter under steady and dynamic states is executed. The simulation response from downward to upward, inverter DC link voltage, DSTATCOM compensating currents, non-linear load currents, system source currents and system source voltage are depicted in Fig. 11.




Fig. 11. Simulated waveforms under steady state and dynamic state from downward to upward, inverter DC link voltage, DSTATCOM compensating currents, non-linear load currents, system currents and system voltage.

The steady state waveforms are analyzed during the time intervals $T = 0.55$ Sec to $T = 0.6$ Sec and $T = 0.7$ Sec to $T = 0.75$ Sec. The dynamic state waveforms are analyzed during the time interval, $T = 0.6$ Sec to $T = 0.7$ Sec. When IC-T type inverter is switched on, the stable DC link voltage 660V is obtained during steady state and the oscillating DC link voltage 715V to 740V is obtained during the dynamic state. The system phase displacement between the supply voltage and current without correction before compensation and with correction after compensation are shown in Fig. 12(a)-(b). It is also noticed after compensation that the THD of the system supply currents and non-linear load currents are 3.15% and 34.37% shown in Fig. 12(c)-(d). The IC-T type




Fig. 12. Simulated system THD% of load current.

inverter is compared with VSI and T type inverter and their performed simulation results are arranged in Table 2. The obtained results compared with the existing ones are presented Table 3.

5. Summary

In this paper, the shunt compensation capability of IC-T type inverter for enhance-

Table 2. Performance parameters of VSI, T type inverter and IC-T-type inverter.

Performance parameter	DSTATCOM at PCC		
	VSI	T type inverter	IC-T type inverter
Source Current(A), %THD	59.79, 4.69	59.6, 4.80	59.55, 3.15
Source Voltage (V), %THD	321.4, 2.23	321, 1.42	321.4, 1.04
Load current (A), %THD	58.53, 34.82	57.86, 35.23	58.53, 34.37
P. F	0.96	0.94	0.98
DC link voltage (V)	690	680	660
Fault tolerant capability	No	Yes	Yes
Over load capability of inverter	No	Up to 20% of rated load	Up to 20% of rated load
Protection of sophisticated equipment	NO	Yes (modular configuration)	Yes (modular configuration)

Table 3. Comparison of proposed work result with existing one.

Measurement	Source current THD%	P.F
Reference [1]	4.14	0.9
Proposed work results	3.15	0.98

ing PQ in PDN is presented in detail. Compared to the VSI and T type topology, the IC-T type inverter inherits the advantages which are detailed below.

- Source current THD reduction is performing satisfactorily during compensation within the limit of grid connection standard
- The proposed system is found to be capable of delivering the power with improved P.F. according to the availability on the source side.
- The issue of poor voltage regulation is mitigated, thus ensuring stable operation of the PDN.
- The switching power loss is reduced, which demonstrates its superiority over the aforementioned topologies.
- Maintains the DC link voltage at the desired level (less than from VSI and T type inverter).

The obtained simulation results are in

close agreement with those theoretically derived. The inference made from these above shows that the recommended DSTATCOM is the suitable shunt compensator for PDN.

References

- [1] Mangaraj M, Sabat J. MVSI and AVSI-supported DSTATCOM for PQ analysis. *IETE Journal of Research*. 2023 Aug 18;69(6):3852-8.
- [2] Geethalakshmi B. A Dynamic Model and Control Strategy for the Combined Multipulse Multilevel Converter Based HVDC System. *Science & Technology Asia*. 2014;15-31.
- [3] Do TA, Pham QH, Giap VN, Nguyen QD, Vu P. Homogeneous disturbance observer based on sliding mode observer and controller for T-type inverter. *Journal of Electrical Engineering & Technology*. 2024 Mar;19(3):1671-83.
- [4] Sabat J, Mangaraj M. Operation and control performance of interactive DZSI-based DSTATCOM. *Journal of The Institution of Engineers (India): Series B*. 2022 Aug;103(4):1259-67.
- [5] Watanakul N, Pattanasethanon S, Aurasophon A. Stand-alone Photovoltaic-Based Reduction of Harmonic Current Using a 12-Pulse AC/DC Power Conversion System with Trapezoidal Voltage Waveform. *Science & Technology Asia*. 2010;28-42.
- [6] Mangaraj M, Panda AK. Performance analysis of DSTATCOM employing various control algorithms. *IET Generation, Transmission & Distribution*. 2017 Jul;11(10):2643-53.
- [7] Leeprechanon N. A Harmonics Suppression Technique in Neutral Conductor for Three-Phase-Four-Wire Distribution Systems. *Science & Technology Asia*. 2014;66-75.
- [8] Ye J, Gooi HB, Zhang X, Iu HH. Simplified four-level inverter-based single-phase DSTATCOM using model predictive control. *IEEE Journal of Emerging and Selected Topics in Power Electronics*. 2020 Jan 6;8(4):3382-95.
- [9] Kiadehi AD, Drissi KE, Pasquier C. Adapted NSPWM for single DC-link dual-inverter fed open-end motor with negligible low-order harmonics and efficiency enhancement. *IEEE Transactions on Power Electronics*. 2016 Jan 18;31(12):8271-81.
- [10] Kumar C, Mishra MK. A voltage-controlled DSTATCOM for power-quality improvement. *IEEE transactions on power delivery*. 2014 Apr 17;29(3):1499-507.
- [11] Penthia T, Panda AK, Sarangi SK, Mangaraj M. ANN controlled 4-leg VSC based DSTATCOM for power quality enhancement. In 2015 Annual IEEE India Conference (INDICON) 2015 Dec 17 (pp. 1-6). IEEE.
- [12] Mangaraj M, Panda AK, Penthia T. Neural network control technique based sensorless DSTATCOM for the power conditioning. In 2015 Annual IEEE India Conference (INDICON) 2015 Dec 17 (pp. 1-6). IEEE.
- [13] Mangaraj M, Panda AK. Modelling and simulation of KHLMS algorithm based DSTATCOM. *IET Power Electronics*. 2019 Aug;12(9):2304-11.
- [14] Adupa C, Sivachidambaranathan V. Critical analysis on cascaded T-type multilevel inverter topology to grid-integrated photovoltaic systems for symmetrical voltage ratios. *International Journal of System Assurance Engineering and Management*. 2022 Jun;13(3):1474-84.
- [15] Swamynathan K, Biswas SS. Improved Switching Performance in T Type Inverters for High Voltage Induction Mo-

- tor Application. *Journal of The Institution of Engineers (India): Series B*. 2024 Jun;105(3):575-83.
- [16] Choi UM, Blaabjerg F, Lee KB. Reliability improvement of a T-type three-level inverter with fault-tolerant control strategy. *IEEE Transactions on Power Electronics*. 2014 May 23;30(5):2660-73.
- [17] Lee JS, Lee KB. An open-switch fault detection method and tolerance controls based on SVM in a grid-connected T-type rectifier with unity power factor. *IEEE Transactions on Industrial Electronics*. 2014 Apr 9;61(12):7092-104.
- [18] He J, Katebi R, Weise N, Demerdash NA, Wei L. A fault-tolerant T-type multilevel inverter topology with increased overload capability and soft-switching characteristics. *IEEE Transactions on Industry Applications*. 2017 Feb 7;53(3):2826-39.
- [19] Wang Z, Wu Y, Mahmud MH, Zhao Z, Zhao Y, Mantooth HA. Design and validation of a 250-kW all-silicon carbide high-density three-level T-type inverter. *IEEE Journal of Emerging and Selected Topics in Power Electronics*. 2019 Nov 5;8(1):578-88.
- [20] Mahato B, Majumdar S, Paul S, Pal PK, Jana KC. A new and modular back-to-back connected T-type inverter for minimum number of power devices, TSV, and cost factor. *IETE Technical Review*. 2022 Mar 4;39(2):357-74.
- [21] Karanki SB, Geddada N, Mishra MK, Kumar BK. A DSTATCOM topology with reduced DC-link voltage rating for load compensation with nonstiff source. *IEEE Transactions on Power Electronics*. 2011 Aug 8;27(3):1201-11.
- [22] Chen T, Narimani M. Soft-switching T-type multilevel inverter. *Journal of Power Electronics*. 2019;19(5):1182-92.
- [23] Sheir A, Youssef MZ, Orabi M. A novel bidirectional T-type multilevel inverter for electric vehicle applications. *IEEE Transactions on Power Electronics*. 2018 Sep 20;34(7):6648-58.
- [24] Kar MK, Mansoori MI, Kumar S, Gupta SK. Harmonic elimination of a T-type multilevel inverter based on multistate switching cell. In: *Recent advances in power electronics and drives: select proceedings of EPREC 2020*. Singapore: Springer Singapore; 2020. p. 89-99.
- [25] Kar MK, Giri P, Gupta NK, Singh AK. Control of a three-phase diode clamped multilevel inverter using phase disposition modulation scheme. In: *Recent advances in power electronics and drives: select proceedings of EPREC 2020*. Singapore: Springer Singapore; 2021. p. 59-66.
- [26] Mangaraj M, Priyanka K, Naidu VD, Sabat J. Priority of traditional VSI over T-type inverter for 3P3W PUS on the basis of PQ issues. In: *2020 IEEE International Symposium on Sustainable Energy, Signal Processing and Cyber Security (iSSSC)*; 2020 Dec 16; p. 1-5. IEEE.
- [27] Kumar C, Mishra MK, Liserre M. Design of external inductor for improving performance of voltage-controlled DSTATCOM. *IEEE transactions on Industrial Electronics*. 2016 Apr 7;63(8):4674-82.
- [28] Kumar C, Mishra MK. A multifunctional DSTATCOM operating under stiff source. *IEEE Transactions on Industrial Electronics*. 2013 Aug 6;61(7):3131-6.
- [29] Vasquez JC, Mastromauro RA, Guerrero JM, Liserre M. Voltage support provided by a droop-controlled multifunctional inverter. *IEEE Transactions on Industrial Electronics*. 2009 Feb 24;56(11):4510-9.
- [30] Mangaraj M, Naidu VD, Priyanka K, Sabat J. Comparative analysis between inductor coupled T-type split and self-supported capacitor based DSTATCOM. In: *2020 IEEE International Symposium*

- on Sustainable Energy, Signal Processing and Cyber Security (iSSSC); 2020 Dec 16; 1-5. IEEE.
- [31] Bhuvaneswari G, Nair MG. Design, Simulation, and Analog Circuit Implementation of a Three-Phase Shunt Active Filter Using the $I \cos \Phi$ Algorithm. IEEE transactions on power delivery. 2008 Mar 31;23(2):1222-35.
- [32] Kannan VK, Rengarajan N. Investigating the performance of photovoltaic based DSTATCOM using $I \cos \phi$ algorithm. International Journal of Electrical Power & Energy Systems. 2014 Jan 1;54:376-86.
- [33] Mangaraj M, Sabat J. Comparative analysis of both three & fifth level based DSTATCOM using $I \cos \theta$ technique. In: 2020 International Conference on Computational Intelligence for Smart Power System and Sustainable Energy (CISPSSE); 2020 Jul 29; 1-6. IEEE.
- [34] Mangaraj M, Sabat J. Two and three-level supported DSTATCOM topologies for compensation analysis. In: 2020 International Conference on Computational Intelligence for Smart Power System and Sustainable Energy (CISPSSE); 2020 Jul 29; 1-6. IEEE.