1.
Wongkrue T, Wangwatcharakul W. Parallel Machine Scheduling in the Testing Process of Integrated Circuit. TJOR [internet]. 2021 Jun. 15 [cited 2026 Sep. 23];9(1):153-62. available from: https://ph02.tci-thaijo.org/index.php/TJOR/article/view/244045