[1]
Nair, R.K.R., Pothiraj, S. and Nagarajan, R. 2020. P2CTS-3D IC: An Efficient Placement Aware Partitioning and Clock Tree Synthesis in 3D-integrated Circuits. Applied Science and Engineering Progress. 13, 4 (Oct. 2020), 377–393.