NAIR, R. K. R.; POTHIRAJ, S.; NAGARAJAN, R. P2CTS-3D IC: An Efficient Placement Aware Partitioning and Clock Tree Synthesis in 3D-integrated Circuits. Applied Science and Engineering Progress, [S. l.], v. 13, n. 4, p. 377–393, 2020. Disponível em: https://ph02.tci-thaijo.org/index.php/ijast/article/view/242308. Acesso em: 9 may. 2024.