Nair, R. K. R., Pothiraj, S. and Nagarajan, R. (2020) “P2CTS-3D IC: An Efficient Placement Aware Partitioning and Clock Tree Synthesis in 3D-integrated Circuits”, Applied Science and Engineering Progress, 13(4), pp. 377–393. Available at: https://ph02.tci-thaijo.org/index.php/ijast/article/view/242308 (Accessed: 9 May 2024).