R. K. R. Nair, S. Pothiraj, and R. Nagarajan, “P2CTS-3D IC: An Efficient Placement Aware Partitioning and Clock Tree Synthesis in 3D-integrated Circuits”, Applied Science and Engineering Progress, vol. 13, no. 4, pp. 377–393, Oct. 2020.