Nair, R. K. R., S. Pothiraj, and R. Nagarajan. “P2CTS-3D IC: An Efficient Placement Aware Partitioning and Clock Tree Synthesis in 3D-Integrated Circuits”. Applied Science and Engineering Progress, vol. 13, no. 4, Oct. 2020, pp. 377-93, https://ph02.tci-thaijo.org/index.php/ijast/article/view/242308.