Nair RKR, Pothiraj S, Nagarajan R. P2CTS-3D IC: An Efficient Placement Aware Partitioning and Clock Tree Synthesis in 3D-integrated Circuits. Applied Science and Engineering Progress [Internet]. 2020 Oct. 15 [cited 2024 May 9];13(4):377-93. Available from: https://ph02.tci-thaijo.org/index.php/ijast/article/view/242308