Design and implementation of a new multilevel push pull inverter topology
Article Sidebar
Main Article Content
Abstract
The paper presents simulation and experimental results of a novel multilevel push pull inverter based multi-winding transformer. In the presented topology the most important advantage is that only one DC voltage source is used for generating the multilevel stepwise waveform in output voltage. Also, the number of switches in the suggested topology is reduced respect to conventional multilevel inverters. In the suggested inverter only one switch will be turn on in each interval and so the conduction losses of converter will decrease. The selective harmonic elimination (SHE) method is used for generating the gate pulses. Therefore the converter losses include switching losses and conducting losses, are reduced and so the efficiency of inverter is increased. Design procedure of transformer turn ratio is presented in this paper. The suggested topology is proposed to be a proper choice in low voltage, PV and dynamic voltage restorer (DVR) applications. The presented simulation and experimental results show the validity and effectiveness of proposed topology.
Article Details
This journal provides immediate open access to its content on the principle that making research freely available to the public supports a greater global exchange of knowledge.
- Creative Commons Copyright License
The journal allows readers to download and share all published articles as long as they properly cite such articles; however, they cannot change them or use them commercially. This is classified as CC BY-NC-ND for the creative commons license.
- Retention of Copyright and Publishing Rights
The journal allows the authors of the published articles to hold copyrights and publishing rights without restrictions.
References
[2] Zhang Y., Zhao Z., and Zhu J., "A Hybrid PWM Applied to High-Power Three-Level Inverter Fed Induction-Motor Drives," IEEE Ind. Electron. Soc., vol. 58, no. 8, pp. 3409-3420, Aug. 2011.
[3] Lezana P., Ortiz G., and Rodriguez J., "Operation of regenerative Cascade Multicell Converter under fault condition," Electrical Engineering/Electronics, Computer, Control and Modeling for Power Electronics, 2008. COMPEL 2008. 11th Workshop on, Zurich, Switzerland, 2008, pp. 1-6.
[4] Meynard T.A., Foch H., Forest F., Turpin C., Richardeau F., Delmas L., Gateau G., and Lefeuvre E., "Multicell converters: derived topologies," IEEE Ind. Electron. Soc., vol. 49, no. 5, pp. 978-987, Oct. 2002.
[5] Lee C.K., Leung J.S., Hui R., and Chung H.S., "Circuit-level comparison of STATCOM technologies, " IEEE Power Electron. Soc., vol. 18, no. 4,pp. 1084-1092, Jul. 2003.
[6] Lezana P., and RodrÃguez J., "Mixed Multicell Cascaded Multilevel Inverter," IEEE Int. Symp. on Ind. Electron., Vigo, Spain, 2007, pp. 509-514.
[7] Nagger K.E., and Abdelhamid T.H., "Selective harmonic elimination of new family of multilevel inverters using genetic algorithms," Energy Conversion and Management, vol. 49, no. 1, pp. 89-95, Jan. 2008.
[8] Ebrahimi J., Babaei E., and Gharehpetian G.B., "A New Topology of Cascaded Multilevel Converters with Reduced Number of Components for High-Voltage Applications," IEEE Power Electron. Soc., vol. 26, no. 11, pp. 3109-3118, Nov. 2011.
[9] Hosseini S.H., Khoshkbar A., and Sabahi M., "New configuration of stacked multicell converter with reduced number of dc voltage sources," Power Electron. Mach. and Drives 5th IET Int. Conf., Brighton, England, 2010, pp. 1-6.
[10] Kang F., "A modified cascade transformer-based multilevel inverter and its efficient switching function," Elect. Power Syst. Research, vol. 79, no. 12,pp. 1648-1654, Dec. 2009.
[11] Song S., Park S., Joung Y., and Kang F., "Multilevel inverter using cascaded 3-phase transformers with common-arm Configuration," Proceeding of IEEE Int. Conf. on Signal Processing 2006, Guilin, China, 2006.
[12] Panda A.K., and Suresh Y., "Research on cascade multilevel inverter within single DC source by using three-phase transformers," Int. J. of Elect. Power & Energy Syst., vol. 40, no. 1,pp. 9-20, Sep. 2012.
[13] E. Babaeia, S.H. Hosseinia, G.B. Gharehpetianb, M. Tarafdar Haquea, and M. Sabahia, "Reduction of dc voltage sources and switches in asymmetrical multilevel converters using a novel topology," Elect. Power Syst. Research, vol. 77, no. 8, pp. 1073-1085, Jun. 2007.
[14] Leon J.I., Vazquez S., Kouro S., Franquelo L.G., Carrasco J.M., and Rodriguez J., "Unidimensional modulation technique for cascaded multilevel converters," IEEE Trans. Electron. Soc., vol. 56, no. 8,pp. 2981-2986, Aug. 2009.
[15] R. Salehi, B. VahidiâAa , N. Farokhnia, and M. Abedi, "Harmonic Elimination and Optimization of Stepped Voltage of Multilevel Inverter by Bacterial Foraging Algorithm ," J. of Elect. Eng. & Technology, vol. 5, no. 4,pp. 545-551, May. 2010.
[16] Zhong Du, Tolbert L.M., Chiasson J.N., and Ozpineci B., "A cascade multilevel inverter using a single DC source," Appl. Power Electron. Conf. and Exposition, 2006.
[17] Chiasson J.N., Tolbert L.M., McKenzie K.J., and Zhong Du, "Control of a Multilevel Converter Using Resultant Theory," IEEE Control Syst. Soc., vol. 11, no. 3,pp. 345-354, May. 2003.
[18] Bakhshizadeh M. K., Fathi S. H., Abyaneh H. A., Milimonfared J., Farokhnia N., "Selective Harmonic Elimination in Cascade Multilevel Inverter with Variable DC Sources Using Artificial Neural Networks," Int. Review Of Elect. Eng., vol. 6, no. 1,pp. 49, Jan. 2011.