A Low-Cost High-Speed Pulse Response Based Built-In Self Test For Analog Integrated Circuits
Article Sidebar
Main Article Content
Abstract
This paper presents a pulse response-based builtin self test technique and implementation for the testing of analog integrated circuits in mixed-signal systems. This BIST technique employs two narrow width pulses as input stimuli, and monitors two voltage samples on pulse response waveform for fault detection through allowable tolerances. The BIST system implementation realizes a programmable delay line for generating pulse stimuli, and a sample-and-hold circuit with comparators for fault detection process. Demonstrations of the testing for a Sallen-Keylow-pass ¯lter using 0.18-?m CMOS technology yields relatively high fault coverage. The fault coverage of catastrophic faults is 100%, and the fault coverage of capacitor and resistor variations are 93.75% and 87.5%, respectively. The proposed BIST technique uses low testing time within two short pulse response waveforms, and o®ers low implementation cost since onchip sinusoidal stimuli, test algorithms, and external digital processing unit are not necessary.
Article Details
This journal provides immediate open access to its content on the principle that making research freely available to the public supports a greater global exchange of knowledge.
- Creative Commons Copyright License
The journal allows readers to download and share all published articles as long as they properly cite such articles; however, they cannot change them or use them commercially. This is classified as CC BY-NC-ND for the creative commons license.
- Retention of Copyright and Publishing Rights
The journal allows the authors of the published articles to hold copyrights and publishing rights without restrictions.
References
[2] J. Font, J. Ginard, R. Picos, E. Isern, J. Segura, M. Roca, E. Garcia, "A BICS for CMOS opamps by monitoring the supply current peak," J. of Electronic Testing, Vol.19, No.5, pp. 597-603, 2003.
[3] J.B. Kim, S.H. Hong, "A CMOS built-in current sensor for IDDQ testing," IEICE Trans. Electron., Vol.E89-C, No.6, pp. 868-870, 2006.
[4] S. Bhunia, A. Raychowdhury, K. Roy, "Defect oriented testing of analog circuits using wavelet analysis of dynamic supply current," J. of Electronic Testing, Vol.21, No.2, pp. 147-159, 2003.
[5] C. Dufaza, H. Ihs, "A BIST-DFT technique for DC test of analog modules," J. of Electronic Testing, Vol.9, No.1-2, pp. 117-133, 1996.
[6] G. O. Ducoudray-Acevedo, J. Ramirez-Angulo, "Innovative built-in self test schemes for on-chip diagnosis, compliant with IEEE 1149.4 mixed-signal test bus standard," J. of Electronic Testing, Vol.9, No.1, pp. 20-27, 2003.
[7] R. Rashidzadeh, M. Ahmadi, W.C. Miller, "Onchip measurement of waveforms in mixed-signal circuits using a segmented sub-sampling technique," J. of Analog Integrated Circuit Signal Processing, Vol.50, No.2, pp. 105 -113, 2007.
[8] C.E. Stroud, "Designer's guide to built-in selftest," Kluwer Academic Publishers, 2002.
[9] M.G. Mendez-Rivera, A. Valdes-Garcia, J. Silva Martinez, E. Sanchez-Sinencio, "An on-chip spectrum analyzer for analog built-in testing," J. of Electronic Testing, Vol.21, No.3, pp. 206-219, 2005.
[10] L. Cassol, O. Betat, L. Carro, M. Lubaszewski, "The §¢-BIST method applied to analog filters," J. of Electronic Testing, Vol.19, No.1, pp. 13-20, 2003.
[11] S. R. Das, J. Zakizadeh, S. Biswas, M. H. Assaf, A. R. Nayak, E. M. Petriu, W. B. Jone, M. Sahinoglu, "Testing analog and mixed-signal circuits with built-in hardware-A new approach," IEEE Trans. on Instrumentation and Measurement, Vol.56, No.3, pp. 840 - 855, 2007.
[12] P.N. Variyam, A. Chatterjeee, N. Nagi, "Low cost and e±cient digital-compatible BIST for analog circuits using pulse response sampling," Proc. of IEEE VLSI Test Symposium, pp. 261-266, 1997.
[13] C. Marzocca, F. Corsi, "Mixed-signal circuit classification in a pseudo-random testing scheme," J. of Electronic Testing, Vol.18, No.3, pp. 333-342, 2002.
[14] A. Singh, C. Patel, and J. Plusquellic, "Onchip impulse response generation for analog and mixed-signal testing," Proc. of Int. Test Conference, pp. 262- 270, 2004.
[15] Z. Czaja, "A fault diagnosis method of analog electronic circuits for mixed-signal systems controlled by microcontrollers," Proc. of IEEE Instrumentation and Measurement Technology, pp. 1211-1216, 2006.
[16] B. Razavi, "A 2.4-GHz CMOS receiver for IEEE 802.11 wireless LANs," IEEE J. of Solid-State Circuits, Vol.34,
[17] D. Yee, C. Doan, D. Sobel, B. Limketkai, S. Alalusi, R. Brodersen, "A 2-GHz low-power single-chip CMOS receiver for WCDMA applications," Proc. of int. Solid-State Circuits Conference, pp. 57 - 60, 2000.
[18] V. Stopjakova, P. Malosek, D. Micusik, M. Matej, M. Margala, "Classification of defective analog integrated circuits using artificial neural networks," J. of Electronic Testing, Vol. 20, No.1, pp. 25-37, 2004.
[19] S.J. Chang, C.L. Lee, J.E. Chen, "Structural fault based specification reduction for testing analog circuits," J. of Electronic Testing, Vol.18, No.6, pp. 571 - 581, 2002.
[20] M. Negreiros , L. Carro, A. Susin, "A statistical sampler for a new on-line analog test method," J. of Electronic Testing, Vol.19, No.5, pp. 585-595, 2003.
[21] M.J. Ohletz, "Realistic faults mapping scheme for the fault simulation of integrated analogue CMOS circuits," Proc. of Int. Test Conference, pp. 776 - 785, 1996.