A Phase Lead-Lag Synchronous Reference Frame Phase-locked loop for Grid Synchronization of a Single-Phase Inverter
Article Sidebar
Main Article Content
Abstract
In this study, a phase lead-lag synchronous reference frame phase-locked loop (SRF-PLL) is proposed for the grid connection of a single-phase inverter. A tuned filter is employed to enable the phase of the input voltage to be advanced or delayed by ±45 degrees with respect to the grid voltage. The generated orthogonal signals are fed into Park's transformation. Only the quadrature-phase signal is regulated to zero using a PI controller. Its output determines the estimated frequency. The phase angle is obtained by integrating the estimated frequency. The linearized model of the proposed SRF-PLL is developed and stability analysis is discussed. The viability of the proposed method is tested under computer simulation using MATLAB/Simulink. The method is then implemented on a 32-bit microcontroller and tested with a programmable AC source. The results positively confirm the effectiveness of the method.
Article Details
This work is licensed under a Creative Commons Attribution-NonCommercial-NoDerivatives 4.0 International License.
This journal provides immediate open access to its content on the principle that making research freely available to the public supports a greater global exchange of knowledge.
- Creative Commons Copyright License
The journal allows readers to download and share all published articles as long as they properly cite such articles; however, they cannot change them or use them commercially. This is classified as CC BY-NC-ND for the creative commons license.
- Retention of Copyright and Publishing Rights
The journal allows the authors of the published articles to hold copyrights and publishing rights without restrictions.
References
S. Sakamoto, T. Izumi, T. Yokoyama, and T. Haneyoshi, “A new method for digital PLL control using estimated quadrature two phase frequency detection,” in Proceedings of the Power Conversion Conference 2002, pp. 671–676.
S. Golestan, J. M. Guerrero, A. Vidal, A. G. Yepes, J. Doval-Gandoy, and F. D. Freijedo, “Small-signal modeling, stability analysis and design optimization of single-phase delay-based PLLs,” IEEE Transactions on Power Electronics, vol. 31, no. 5, pp. 3517–3527, May 2016.
J.-W. Choi, Y.-K. Kim, and H.-G. Kim, “Digital PLL control for single-phase photovoltaic system,” IEE Proceedings - Electric Power Applications, vol. 153, no. 1, pp. 40–46, Jan. 2006.
Y. F. Wang and Y. W. Li, “Analysis and digital implementation of cascaded delayed-signal-cancellation PLL,” IEEE Transactions on Power Electronics, vol. 26, no. 4, pp. 1067–1080, Apr. 2011.
Y. F. Wang and Y. W. Li, “Three-phase cascaded delayed signal cancellation PLL for fast selective harmonic detection,” IEEE Transactions on Industrial Electronics, vol. 60, no. 4, pp. 1452–1463, Apr. 2013.
L. Amuda, B. C. Filho, S. Silva, S. Silva, and A. Diniz, “Wide bandwidth single and three-phase PLL structures for grid-tied PV systems,” in Twenty-Eighth IEEE Photovoltaic Specialists Conference (IEEE-PESC 2000), Anchorage, Alaska, USA, 2000, pp. 1660–1663.
L. Hadjidemetriou, Y. Yang, E. Kyriakides, and F. Blaabjerg, “A synchronization scheme for single-phase grid-tied inverters under harmonic distortion and grid disturbances,” IEEE Transactions on Power Electronics, vol. 32, no. 4, pp. 2784–2793, Apr. 2017.
M. Ciobotaru, R. Teodorescu, and F. Blaabjerg, “A new single-phase PLL structure based on second order generalized integrator,” in 37th IEEE Power Electronics Specialists Conference, 2006, pp. 1511–1516.
M. Ciobotaru, R. Teodorescu, and V. G. Agelidis, “Offset rejection for PLL based synchronization in grid-connected converters,” in 2008 Twenty-Third Annual IEEE Applied Power Electronics Conference and Exposition, 2008, pp. 1611–1617.
M. Karimi-Ghartemani, S. A. Khajehoddin, P. K. Jain, A. Bakhshai, and M. Mojiri, “Addressing DC component in PLL and notch filter algorithms,” IEEE Transactions on Power Electronics, vol. 27, no. 1, pp. 78–86, Jan. 2012.
J. Matas, M. Castilla, J. Miret, L. G. de Vicuna, and R. Guzman, “An adaptive prefiltering method to improve the speed/accuracy tradeoff of voltage sequence detection methods under adverse grid conditions,” IEEE Transactions on Industrial Electronics, vol. 61, no. 5, pp. 2139–2151, May 2014.
P. Rodriguez, A. Luna, I. Candela, R. Mujal, R. Teodorescu, and F. Blaabjerg, “Multiresonant frequency-locked loop for grid synchronization of power converters under distorted grid conditions,” IEEE Transactions on Industrial Electronics, vol. 58, no. 1, pp. 127–138, Jan. 2011.
X. Fang, Y. Wang, M. Li, and J. Liu, “A novel frequency-adaptive PLL for single-phase grid-connected converters,” in 2010 IEEE Energy Conversion Congress and Exposition, 2010, pp. 414–419.
M. Karimi-Ghartemani and M. Iravani, “A method for synchronization of power electronic converters in polluted and variable-frequency environments,” IEEE Transactions on Power Systems, vol. 19, no. 3, pp. 1263–1270, Aug. 2004.
M. Karimi-Ghartemani, B.-T. Ooi, and A. Bakhshai, “Application of enhanced phase-locked loop system to the computation of synchrophasors,” IEEE Transactions on Power Delivery, vol. 26, no. 1, pp. 22–32, Jan. 2011.
L. Arruda, S. Silva, and B. Filho, “PLL structures for utility connected systems,” in 2001 IEEE Industry Applications Conference. 36th IAS Annual Meeting, vol. 4, 2001, pp. 2655–2660.
S. Preitl and R.-E. Precup, “On the algorithmic design of a class of control systems based on providing the symmetry of open-loop bode plots,” Scientific Bulletin of the Politehnica University of Timisoara – Transactions on Automatic Control and Computer Science, vol. 41 (55), no. 2, pp. 47–55, Dec. 1996.