Performance Analysis of Distance-Based Wireless Transceiver Placement for Wireless NoCs with Deterministic Routing

Main Article Content

Asrani Lit
Shamsiah Suhaili
Nazreen Junaidi
Shirley Rufus
Nurul Izzati Hashim

Abstract

This research analyzes the impact of wireless transceiver subnet clustering on a hundred-core mesh-structured WiNoC architecture. The study aims to examine the
effects of distance-based wireless transceiver placements on transmission delay, network throughput, and energy consumption in a mesh Wireless NoC architecture with a hundred cores, particularly under the X-Y, West-First, Negative-First, and North-Last routing strategies. This research investigates the impact of positioning radio subnets at the farthest, farther, nearest, and closest positions within an architecture featuring four wireless transceivers. The Noxim simulator was used to simulate the analyzed wireless transceiver placements on the hundred-core mesh-structured WiNoC designs, with the objective of validating the results. The architecture with the wireless transceiver positioned at the midway proximity (nearer and further) delivers the best performance, as evidenced by the lowest latencies for all evaluated deterministic routing algorithms, corresponding to the simulation outcomes.

Article Details

How to Cite
Lit, A., Suhaili, S. ., Junaidi, N., Rufus, S. ., & Hashim, N. I. . (2024). Performance Analysis of Distance-Based Wireless Transceiver Placement for Wireless NoCs with Deterministic Routing. ECTI Transactions on Electrical Engineering, Electronics, and Communications, 22(2). https://doi.org/10.37936/ecti-eec.2024222.251668
Section
Digital Circuits and Systems

References

S. R. Vangal, J. Howard, G. Ruhl, S. Dighe, H. Wilson, J. Tschanz, D. Finan, A. Singh, T. Ja- cob, S. Jain et al., “An 80-tile sub-100-w te aflops processor in 65-nm cmos,” IEEE Journal of Solid-state Circuits, vol. 43, no. 1, pp. 29–41, 2008.

D. Wentzlaff, P. Griffin, H. Hoffmann, L. Bao, B. Edwards, C. Ramey, M. Mattina, C.-C. Miao, J. F. Brown III, and A. Agarwal, “On-chip interconnection architecture of the tile processor,” IEEE Micro, vol. 27, no. 5, pp. 15–31, 2007.

R. Marculescu, U. Y. Ogras, L.-S. Peh, N. E. Jerger, and Y. Hoskote, “Outstanding research problems in noc design: system, microarchitecture, and circuit perspectives,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 28, no. 1, pp. 3–21, 2009.

B. K. Daya, C.-H. O. Chen, S. Subramanian, W.-C. Kwon, S. Park, T. Krishna, J. Holt, A. P. Chandrakasan, and L.-S. Peh, “Scorpio: A 36- core research chip demonstrating snoopy coherence on a scalable mesh noc with in-network or- dering,” ACM SIGARCH Computer Architecture News, vol. 42, no. 3, pp. 25–36, 2014.

M. B. Taylor, J. Kim, J. Miller, D. Wentzlaff, F. Ghodrat, B. Greenwald, H. Hoffman, P. John- son, J.-W. Lee, W. Lee et al., “The raw micro- processor: A computational fabric for software circuits and general-purpose programs,” IEEE Micro, vol. 22, no. 2, pp. 25–35, 2002.

A. Sodani, R. Gramunt, J. Corbal, H.-S. Kim, K. Vinod, S. Chinthamani, S. Hutsell, R. Agar- wal, and Y.-C. Liu, “Knights landing: Second-generation intel xeon phi product,” IEEE Micro, vol. 36, no. 2, pp. 34–46, 2016.

A. Gogoi, B. Ghoshal, A. Sachan, R. Kumar, and K. Manna, “Application driven routing for mesh based network-on-chip architectures,” Integration, vol. 84, pp. 26–36, 2022.

R. Parepalli and M. K. Naik, “Design altern tives of network-on-chip (noc) router microarchitecture for future communication system,” in 2022 International Conference on Advances in Computing, Communication and Applied Infor- matics (ACCAI). IEEE, 2022, pp. 1–7.

F. Yazdanpanah, “A two-level network-on-chip architecture with multicast support,” Journal of Parallel and Distributed Computing, vol. 172, pp. 114–130, 2023.

M. T. Balakrishnan, T. Venkatesh, and A. V. Bhaskar, “Design and implementation of congestion aware router for network-on-chip,” Integra- tion, vol. 88, pp. 43–57, 2023.

T. Kavitha, G. Maheswaran, J. Maheswaran, and C. K. Pappa, “Optical network on chip: design of wavelength routed optical ring architec- ture,” Bulletin of Electrical Engineering and Informatics, vol. 12, no. 1, pp. 167–175, 2023.

T. Pullaiah, K. Manjunathachari, and B. Malleswari, “Bδ-nis: Performance analy- sis of an efficient data compression technique for on-chip communication network,” Integration, vol. 89, pp. 83–93, 2023.

W. Zhou, Y. Ouyang, D. Xu, Z. Huang, H. Liang, and X. Wen, “Energy-efficient mul- tiple network-on-chip architecture with bandwidth expansion,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 31, no. 4, pp. 442–455, 2023.

D. Lyles, P. Gonzalez-Guerrero, M. G. Bautista, and G. Michelogiannakis, “Past-noc: A packet- switched superconducting temporal noc,” IEEE Transactions on Applied Superconductivity, 2023.

J. Murray, P. Wettin, P. P. Pande, and B. Shi- razi, Sustainable wireless network-on-chip archi- tectures. Morgan Kaufmann, 2016.

S. Abadal, J. Torrellas, E. Alarcón, and A. Cabellos-Aparicio, “Orthonoc: A broadcast- oriented dual-plane wireless network-on-chip ar- chitecture,” IEEE Transactions on Parallel & Distributed Systems, no. 1, pp. 1–1, 2018.

S. Abadal, A. Mestres, M. Nemirovsky, H. Lee, A. González, E. Alarcón, and A. Cabellos- Aparicio, “Scalability of broadcast performance in wireless network-on-chip,” IEEE Transactions on Parallel and Distributed Systems, vol. 27, no. 12, pp. 3631–3645, 2016.

D. DiTomaso, A. Kodi, D. Matolak, S. Kaya, S. Laha, and W. Rayess, “A-winoc: Adaptive wireless network-on-chip architecture for chip multiprocessors,” IEEE Transactions on Paral- lel and Distributed Systems, vol. 26, no. 12, pp. 3289–3302, 2015.

S. Deb, A. Ganguly, P. P. Pande, B. Belzer, and D. Heo, “Wireless noc as interconnection back- bone for multicore chips: Promises and chal- lenges,” IEEE Journal on Emerging and Selected Topics in Circuits and Systems, vol. 2, no. 2, pp. 228–239, 2012.

A. Rezaei, M. Daneshtalab, F. Safaei, and D. Zhao, “Hierarchical approach for hybrid wire- less network-on-chip in many-core era,” Comput- ers & Electrical Engineering, vol. 51, pp. 225– 234, 2016.

W.-H. Hu, C. Wang, and N. Bagherzadeh, “Design and analysis of a mesh-based wireless network-on-chip,” J. Supercomput., vol. 71, no. 8, pp. 2830–2846, Aug. 2015. [Online]. Available: https://doi.org/10.1007/s11227-014-1341-4

A. Ganguly, K. Chang, S. Deb, P. P. Pande, B. Belzer, and C. Teuscher, “Scalable hybrid wireless network-on-chip architectures for mul- ticore systems,” IEEE Transactions on Comput- ers, vol. 60, no. 10, pp. 1485–1502, 2010.

K. Chang, S. Deb, A. Ganguly, X. Yu, S. P. Sah, P. P. Pande, B. Belzer, and D. Heo, “Perfor- mance evaluation and design trade-offs for wire- less network-on-chip architectures,” ACM Jour- nal on Emerging Technologies in Computing Sys- tems (JETC), vol. 8, no. 3, p. 23, 2012.

S. Laha, S. Kaya, D. W. Matolak, W. Rayess, D. DiTomaso, and A. Kodi, “A new frontier in ultralow power wireless links: Network-on-chip and chip-to-chip interconnects,” IEEE Transac- tions on Computer-Aided Design of Integrated Circuits and Systems, vol. 34, no. 2, pp. 186– 198, 2014.

S. Subramaniam, T. Shinde, P. Deshmukh, M. S. Shamim, M. Indovina, and A. Ganguly, “A 0.36 pj/bit, 17gbps ook receiver in 45-nm cmos for inter and intra-chip wireless interconnects,” in 2017 30th IEEE International System-on-Chip Conference (SOCC). IEEE, 2017, pp. 132–137.

O. Markish, O. Katz, B. Sheinman, D. Corcos, and D. Elad, “On-chip millimeter wave anten- nas and transceivers,” in Proceedings of the 9th International Symposium on Networks-on-Chip, 2015, pp. 1–7.

H. M. Cheema and A. Shamim, “The last barrier: on-chip antennas,” IEEE Microwave Magazine, vol. 14, no. 1, pp. 79–91, 2013.

D. W. Matolak, A. Kodi, S. Kaya, D. DiTomaso, S. Laha, and W. Rayess, “Wireless networks- on-chips: architecture, wireless channel, and devices,” IEEE Wireless Communications, vol. 19, no. 5, pp. 58–65, 2012.

W. J. Dally and B. P. Towles, Principles and practices of interconnection networks. Elsevier, 2004.

N. E. Jerger and L.-S. Peh, “On-chip networks,” Synthesis Lectures on Computer Architecture, vol. 4, no. 1, pp. 1–141, 2009.

K. Tatas, K. Siozios, D. Soudris, and A. Jantsch, Designing 2D and 3D network-on-chip architectures. Springer, 2014.

V. Catania, A. Mineo, S. Monteleone, M. Palesi, and D. Patti, “Noxim: An open, extensible and cycle-accurate network on chip simulator,” in Proceedings of the IEEE 26th International Con- ference on Application-specific Systems, Archi- tectures and Processors (ASAP 2015), Ontario, Canada, July 2015, pp. 162–163.