Single-Ended Output Class-AB Current Multiplier
Article Sidebar
Main Article Content
Abstract
A new current-mode single-ended output four-quadrant analogue multiplier, for analogue signal processing applications, is proposed. The multiplier is designed by based on the use of the class-AB amplifier and the dual output second generation current conveyor. The multiplier performance is demonstrated through PSPICE circuit simulation using 0.25-µm CMOS technology with ±1.5 V power supply voltages. The total harmonic distortion of about 1% for the input signal range of ±10 µA is achieved. The quiescent power consumption is 342 µW and the -3dB bandwidth of the proposed multiplier circuit is 5.8 MHz.
Article Details
Copyright @2021 Engineering Transactions
Faculty of Engineering and Technology
Mahanakorn University of Technology
References
M. Loikkanen and J. Kostamovaara, “Four-stage 1.5V class AB power amplifier,” Proceedings of the 12th IEEE Mediterranean Electrotechnical Conference, May 2004.
F. Op't Eynde, P. Ampe, L Verdyen, W. Sansen, "A CMOS large-swing low-distortion class-AB power amplifier", IEEE J. Solid State Circuits, vol. 25, no. 1, pp. 265-273, 1990.
F. Silveira, D. Flandre, "Analysis and design of a family of low-power class AB operational amplifiers", 13th Symposium on Integrated Circuits and Systems Design, pp. 94-98, 2000.
H. Lee, P. Mok, "Active-feedback frequency compensation for low-power multi-stage amplifiers", Proceedings of the IEEE 2002 Custom Integrated Circuits Conference, pp. 325-328, 2002.
R. Castello, G. Nicollini, P. Monguzzi, "A high-linearity 50Ω CMOS differential driver for ISDN applications", IEEE J. Solid State Circuits, vol. 26, no. 12, pp. 1809-1816, 1991.
Subodh Thankachan, Manisha Pattanaik, and S. S. Rajput, “±0.5V BiCMOS class-A and class-AB Current Conveyor structures,” TENCON 2008 - 2008 IEEE Region 10 Conference, Nov. 2008.
A. Sedra, K.C. Smith, "A second-generation current conveyor and its applications", IEEE Transactions on Circuit Theory, vol. 17, pp. 132-134, 1970.
O. Oliaei and P. Loumeau, “A low-input resistance class AB CMOS current-conveyor,” Proceedings of the 39th Midwest Symposium on Circuits and Systems, August 2002.
Boonchai Boonchu and Wanlop Surakampontorn, “A CMOS current-mode squarer/rectifier circuit,” Proceedings of the 2003 International Symposium on Circuits and Systems, May 2003.
Boonchai Boonchu and Wanlop Surakampontorn, “CMOS class-AB voltage-mode multiplier,” IEEE International Symposium on Communications and Information Technology, vol. 2, pp. 1489-1492, Nov. 2005.
Boonchai Boonchu and Wanlop Surakampontorn, “CMOS voltage-mode analog multiplier,” 2006 IEEE International Symposium on Circuits and Systems, pp. 1989-1992, May 2006.
Boonchai Boonchu, “Low-Voltage Low-Power Sub-Threshold CMOS Four-Quadrant Analogue Multiplier,” 2018 International Electrical Engineering Congress, pp. 316-319, March 2018.
Chunhong Chen and Zheng Li, “A low-power CMOS analog multiplier,” IEEE Transactions on Circuits and Systems II, vol. 53, pp. 100-104, 2006.
O. Oliaei and P. Loumeau, “A CMOS class AB current-multiplier,” IEEE International Symposium on Circuits and Systems (ISCAS), June. 1997.
Wanlop Surakampontorn1 and Khanittha Kaewdang2, “Development of Differential Amplifier Based the Second Generation Current Conveyors,” ECTI Transactions on Electrical Engineering, Electronics, and Communications, vol. 10, no. 2, pp. 139-145, August 2012.