The Design of Power Harvester for Passive RFID Tags

Main Article Content

Norrarat Wattanamongkhol
Chaiphan Prakaraphan

Abstract

This paper presents the design of a power harvester for passive RFID Tags. An impedance matching circuit chooses a high-pass L network inserted between the antenna and rectifier circuit to maximize the power transferred to Tags, using an impedance transformation technique. A simple circuit including only a shunt inductance was selected as a matching.  The rectifier utilizes a Self-Vth-Cancellation (SVC) circuit is an archived self-threshold voltage cancellation and self-power regulation function with a simple circuit design. An antenna is modeled as an RF source with a series impedance of 50Ω while the rectifier is modeled as a load impedance , which is estimated from the process and design parameters of the NMOS and PMOS transistors used in the SVC rectifier. As the combined circuit was simulated using input in the UHF band of 953 MHz and the devices’ model of the 0.35μm CMOS technology. The simulation results were compared with the single-stage rectifier of the SVC technique in the issue of the Power Conversion Efficiency (PCE). The achieved DC output of the rectifier yields the power conversion efficiency of 43.7% at input RF power -10.22dBm while a DC output voltage of around 643.8mV and a current load of 64.4µA. 

Article Details

How to Cite
[1]
N. Wattanamongkhol and C. Prakaraphan, “The Design of Power Harvester for Passive RFID Tags”, RMUTP Sci J, vol. 16, no. 2, pp. 74–85, Dec. 2022.
Section
บทความวิจัย (Research Articles)

References

Finkenzeller. K, RFID Handbook: Fundamentals and Applications in Contactless Smart Cards and Identification, 2nd ed, New York: Wiley, 2003.

H. Wu, B. Tao, Z. Gong, Z. Yin and H. Ding, “A Standalone RFID-Based Mobile Robot Navigation Method Using Single Passive Tag,” IEEE Trans. Autom. Sci. Eng., vol. 18, no. 4, pp. 1529–1537, Oct. 2021.

T. A. Scharfeld, “An Analysis of the Fundamental Constrains on Low Cost Passive Radio-Frequency Identification System Design,” Cambridge, MA: MIT Press, 2001.

T. Umeda, H. Yoshida, S. Sekine, Y. Fujita, T. Suzuki, and S. Otaka, “A 950-MHz rectifier circuit for sensor network tags with 10-m distance,” IEEE J. Solid-State Circuits, vol. 41, no. 1, pp. 35–41, Jan. 2006.

Z. Li, “Application of Improved Anti-collision Algorithm of RFID in Warehouse Management System,” in 2015 Third International Conference on Robot, Vision and Signal Processing (RVSP), Nov. 2015, pp. 264–267.

S. Roy, J. Bag, and S. K. Sarkar, “Design and VLSI implementation of a robot navigation processor deploying CORDIC based anti-collision algorithm with RFID technology,” in 2014 Annual IEEE India Conference (INDICON), Dec. 2014, pp. 1–6.

Mandal. S, Far Field RF Power Extraction Circuits and Systems, Cambridge, MA: MIT Press, 2004.

K. Kotani and T. Ito, “High efficiency CMOS rectifier circuit with self-Vth-cancellation and power regulation functions for UHF RFIDs,” in 2007 IEEE Asian Solid-State Circuits Conference, Nov. 2007, pp. 119–122.

K. Kotani, A. Sasaki, and T. Ito, “High-Efficiency Differential-Drive CMOS Rectifier for UHF RFIDs,” IEEE J. Solid-State Circuits, vol. 44, no. 11, pp. 3011–3018, Nov. 2009

U. Karthaus and M. Fischer, “Fully integrated passive UHF RFID transponder IC with 16.7-μW minimum RF input power,” IEEE J. Solid-State Circuits, vol. 38, no. 10, pp. 1602–1608, Oct. 2003.

A. Shameli, A. Safarian, A. Rofougaran, M. Rofougaran, and F. De Flaviis, “Power Harvester Design for Passive UHF RFID Tag Using a Voltage Boosting Technique,” IEEE Trans. Microw. Theory Tech., vol. 55, no. 6, pp. 1089–1097, Jun. 2007

T. H. Lee. The Design of CMOS Radio-Frequency Integrated Circuits. 2nd ed. Cambridge, 2004.

S.-M. Wu, C.-Y. Lin, and I.-C. Pai, “Analysis and design of an efficient RF/DC rectifier for UHF power harvester,” in 2010 IEEE International Conference on Wireless Information Technology and Systems, Aug. 2010, pp. 1–4.

Analog Devices. (2021, April 20). L/C RF Impedance Matching Calculator. [Online]. Available: https://www.analog.com

R. J. Baker, CMOS Circuit Design, Layout, and Simulation, Second Edition, 2nd edition. New York: Wiley-IEEE Press, 2004.

Linear Technology Corporation. (2021, April 20). Software LT SPICE IV. [Online]. Available: https://www.analog.com

Mosis Service. (2021, April 20). Wafer Electrical Test Data and SPICE Model Parameters. [Online]. Available: https://cmosedu.com